


1/13



2/13




FIG. 2

WO 01/18646

Matter No.: 10559-307US1
Applicant(s): Gilbert Wolrich et al.
BRANCH INSTRUCTION FOR MULTITHREADED
PROCESSOR

Page 3 of 13

PCT/US00/23992

3/13




FIG. 3

4/13




FIG. 4

5/13

branch instruction:

```

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BRANCH 11 11 11 br mask 1c msk|evpip|extended br| Branch Address |defbr|gb| branch cmd|

```

defbr: A value of 0, 1 or 2 may be specified. If non-zero, the value indicates that the following 1 or 2 microwords will be allowed to execute before the branch operation takes place.

gb: If set, guess that the branch path will be taken, thus prefetch the branch microword address. Otherwise prefetch the non-branch path. This field is only allowed to be set when defbr=0 or defbr=1.

branch address: branch address conditionally or unconditionally selected.

br_mask: Is decoded to the following options:

- 1) unconditional branch
- 2) branch when $ALU<31>=1$ (<0)
- 3) branch when $ALU<31>=0$ ($>=0$)
- 4) branch when $ALU<31>=1$ OR $ALU<31:0>=0$ ($<=0$)
- 5) branch when $ALU<31>=0$ AND $ALU<31:0>!=0$ (>0)
- 6) branch when $ALU<31:0>=0$ ($=0$)
- 7) branch when $ALU<31:0>=1$ ($!=0$)
- 8) branch when specified context mask = current context
- 9) branch when specified context mask != current context
- 10) branch on carry-out set
- 11) branch on carry-out clear
- 15) look at extended branch field to further decode branch type

extended_br: branches on various context-swapping signals or other signals.

evpip: indicates pipe stage that this branch should be evaluated in

c_msk: specifies a context number with which to conditionally branch on.

branch cmd: further specifies the type of branch, e.g., looks at condition codes or some other branch criteria.

FIG. 5A

PCT/US00/23992

6/13

Context Descriptors

- ```

1) Wake-up Events
 0 = kill
 1 = voluntary
 2 = SRAM
 4 = SDRAM
 8 = FBI
 16 = INTER_THREAD
 32 = PCI_DPA_1
 64 = PCI_DPA_2
 128 = SEQ_NUM_LSB

2) db -> branch defer amount
3) va -> value of sequence number

```

Fig. 5B

7/13




FIG. 6

8/13





FIG. 7




9/13




10/13

SINGLE QUADWORD WRITE FOLLOWED BY A SINGLE  
 QUADWORD READ

without Active Memory Optimization




with Active Memory Optimization



where  $T_{cd}$  = RAS to CAS delay  
 $T_{dp1}$  = DATA Input to Precharge Delay  
 $T_{wp}$  = Time to Precharge


FIG. 7B

11/13




12/13

4 Writes and 4 Reads followed by more reads with optimization



4 Writes and 4 Reads without optimization



10 cycles vs. 14.

FIG. 8A

WO 01/18646

Matter No.: 10559-307US1  
Applicant(s): Gilbert Wolrich et al.  
BRANCH INSTRUCTION FOR MULTITHREADED  
PROCESSOR

PCT/US00/23992

13/13

